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We study random telegraph noise in the conductance of InAs nanowire field-effect
transistors due to single electron trapping in defects. The electron capture and emis-
sion times are measured as functions of temperature and gate voltage for individual
traps, and are consistent with traps residing in the few-nanometer-thick native oxide,
with a Coulomb barrier to trapping. These results suggest that oxide removal from
the nanowire surface, with proper passivation to prevent regrowth, should lead to
the reduction or elimination of random telegraph noise, an important obstacle for
sensitive experiments at the single electron level.
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I. INTRODUCTION
InAs nanowires continue to attract much attention as an interesting material for nanoscale
circuits1, spin-dependent quantum transport2, single electron charge sensing3,4 and poten-
tially for realizing topological quantum states5–7. A serious impediment to obtaining clean
behaviour in transport devices is the uncontrolled spatial variation of electrostatic potential
along the nanowire, evidenced by spontaneous quantum dot formation at low temperatures8.
These fluctuations may be due to surface defects9, stacking faults8, or charged defects in
the nanowire or in the native oxide layer10–12. Fluctuations due to charge traps can vary in
time due to carrier trapping and detrapping events, leading to the appearance of random
telegraph noise (RTN) in the device conductance. The large nanowire surface-to-volume
ratio renders nanowire transistors very sensitive to these charge fluctuations4,13. We have
observed and studied RTN in a number of InAs field-effect transistor (FET) devices and here
show results consistent with the charge traps giving rise to RTN residing in the oxide. The
charge dynamics are consistent with a charge trap model that includes a Coulomb energy
barrier14 in addition to a multiphonon emission barrier4. These results confirm that the
native oxide is the main source of charge noise in high quality InAs nanowires, and help to
shed light on the underlying physics of the trapped charge dynamics.
In order to study the trapped charge behaviour, we employ FET devices in which the
global potential of the nanowire channel is adjusted using a backgate. The nominally un-
doped nanowires are n-type, due to the presence of surface states which act as electron
donors and give rise to a surface accumulation layer9,15. At certain temperatures and at suf-
ficiently slow gate sweep rates, random jumps can be seen in the source-drain conductance
(figure 1a). These shifts are evidence of the changes in local potential that occur as the
charge state of a trap changes by one electron. The trapped electron generates an electric
field in the nanowire that produces a potential barrier, and local depletion of carriers, reduc-
ing conductance11,12,16. By setting the gate voltage to be constant near one such step and
measuring the DC conductance versus time with sufficiently large bandwidth, RTN can be
observed and recorded (figure 1b). Occasionally, we have seen multilevel fluctuations reflect-
ing the dynamics of multiple traps17, but here we focus on single trap behaviour. Guided by
the Coulomb barrier model of Schulz14, we perform experiments in which the modulation
of gate voltage and temperature are used to determine the activation energies and place
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FIG. 1. (a) Conductance through an InAs nanowire FET as gate voltage is swept from negative
to positive values. The two visible jumps are caused by electron capture events in two different
charge traps. (b) Random telegraph signal in the FET conductance versus time, showing two-level
behaviour. The electron capture and emission times, τc and τe, correspond to the high and low
conductance states, respectively.
upper bounds on the radial locations of individual charge traps. The capture and emission
dynamics we observe are consistent with traps that are charge neutral in the empty state
and negatively charged in the filled state, i.e. electron traps.
II. METHODS
The InAs nanowires used here are grown in a gas source molecular beam epitaxy system
using Au seed particles18. Nanowires are mechanically deposited onto a 180 nm thick layer
of SiO2 on top of a degenerately doped silicon wafer. Using scanning electron microscopy, we
select untapered nanowires with diameters 30-60 nm for contacting. Ni/Au Ohmic contacts
are deposited after an etching/passivation step19, with a typical FET channel length of 1 µm.
The sample is then wire-bonded to a chip carrier and cooled in liquid helium vapour, with
temperature controllable between 4 and 300 K. Differential conductance at low frequencies
(0.1− 2 kHz) is measured with a standard lock-in and current-voltage preamplifier circuit.
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The lock-in output is measured with a digital oscilloscope, and conductance traces up to 20
s long are recorded. The measurement bandwidth is determined by the filter of the lock-in,
and for these experiments was in the range of 0.3− 3 kHz.
III. TRAPPED CHARGE DYNAMICS
To study the trap dynamics we measure the average capture and emission times of indi-
vidual traps. Because RTN is known to follow Poisson statistics11, these times are obtained
by taking an average over many conductance jumps. The capture and emission times can
be described by the Shockley-Read-Hall relations as14:
〈τc〉 = 1/(nCn) =
[
NCCne
−(EC−EF )/kBT ]−1 (1)
〈τe〉 =
[
NCCne
−(EC−ET )/kBT ]−1 , (2)
where the average capture time 〈τc〉 is inversely related to the product of the density of free
electrons n and the capture coefficient Cn. The density of electrons can also be expressed
through Boltzmann statistics using the energy difference between the conduction band en-
ergy EC and Fermi level EF , where NC is the effective density of states in the conduction
band, kB is the Boltzmann constant and T is the temperature. Similarly, the emission time
reflects the energy separation between the conduction band and the trap energy level ET .
The typical conduction electron density in the nanowire is ∼ 1017−1018 cm−3, including
a surface accumulation layer, suggesting that the capture time should be short for a trap in
the nanowire or on its surface. Experimentally, however, we find that the capture time can
often be on the order of seconds or longer. This discrepancy suggests two things: (i) the
capture coefficient must be small, indicating a trap located outside the conduction volume
(e.g. in the native oxide), and (ii) there is an additional energy barrier that must be over-
come to change the trap occupancy. For a trap located in an insulating region adjacent to a
semiconductor populated with carriers, there is a Coulomb energy associated with the image
charge that is created when an electron transfers from the conduction band to the trap, i.e.
the trap may be modelled as a capacitor with a corresponding charging energy. For traps
only a few nanometers from the semiconductor surface, this charging energy is typically on
the order of 100 meV14, which leads to a large deviation of capture and emission times from
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FIG. 2. (a) Energy level diagram describing a trap model consistent with our data. EF and EC
are energies of the Fermi level and the conduction band in the nanowire. The vertical dotted
line separates the nanowire and its native oxide. The dashed parabolas represent the quadratic
dependence of the electron-lattice interaction energy on the configuration coordinate (not shown),
which leads to the multiphonon emission barrier4 of energy EB. ET and ET0 are the energies of
the filled and empty trap states. The upper horizontal line indicates the energy of the transition
level that is ∆E +EB above the conduction band, where ∆E = ET −ET0 is the Coulomb energy.
Ecap and Eemis are the energies required for electron capture and emission to occur. Ecap varies
linearly with ∆E, whereas Eemis is independent of ∆E. (b,c) Variation in the average capture and
emission times of two different traps in the same FET device, versus 1/T . The fits (solid lines)
described in the text yield the energy barriers associated with capture and emission.
5
the Shockley-Read-Hall predictions. It can be written ∆E = (qxT/Tox)(VG−VFB−ΨS)10,14,
where q is the trapped charge, xT is the trap location relative to the nanowire surface, Tox
is the thickness of the gate oxide, VG is the back gate voltage, VFB is the flat-band volt-
age, and ΨS is the surface potential. Taking into account this Coulomb energy, we replace
EC − EF → EC − EF + ∆E in equation 1 and ET → ET0 in equation 2, where ET0 is the
energy level of the empty trap. It is also necessary to include an energy EB in both equations
1 and 2 to account for a multiphonon emission process13,20. This term is gate voltage inde-
pendent and is the energy barrier for the simultaneous emission of several optical phonons.
This process mediates the transition of the electron-lattice configuration coordinate between
the free and bound electron states21.
The energy barriers for capture and emission can now be written as Ecap = EC − EF +
∆E + EB and Eemis = EC − ET0 + EB. The corresponding energy level diagram is shown
in figure 2a. Trapping occurs when an electron at the Fermi level gains sufficient energy to
reach the transition energy level, from which it can enter the trap at energy ET . Emission
occurs when a trapped electron can overcome the energy barrier Eemis. Both processes are
thermally activated. Gate-induced changes in ∆E will cause the transition level and ET
to shift together relative to the other levels. The difference between them is constant and
equal to Eemis. Conversely, Ecap depends on the separation between EF and the transition
level and varies linearly with ∆E. Both of these predictions are consistent with the RTN
data shown in figure 3. The small gate voltage dependence for Eemis seen in figure 3 can be
explained by a weak dependence of EC − EF with gate voltage. The energy level diagram
in figure 2a and the expressions for 〈τc〉 and 〈τe〉 are consistent with the data shown in
figures 2b, 2c and 3, and correspond to a trap charge state that is neutral when empty and
negative when filled14. For a positive/neutral charge state, varying the gate voltage should
lead to capture and emission times changing at the same rate14. This adds support to the
identification of these defects as oxide charge traps, as the InAs surface donor-like states are
expected to have positive/neutral charge states9,12.
By measuring the average capture and emission times versus changes in temperature
and gate voltage, the expressions for 〈τc〉 and 〈τe〉 allow us to extract information on
the trap energetics. The temperature dependence of capture and emission times is fit to
〈τc,e〉 = αeEcap,emis/kBT . From α we obtain NCCn for both capture and emission. For each
trap studied in detail, these coefficients were equal, within error. Additionally, this fit
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FIG. 3. (a,b) Average capture and emission times as a function of gate voltage VG. The weak
dependence of the emission time on VG is consistent with a model of neutral/negative charge traps.
The dependence of 〈τc〉/〈τe〉 on VG is used to extract an upper bound on the radial distance of the
trap relative to the nanowire surface.
yields the activation energies of trapping and detrapping Ecap = EC − EF + ∆E + EB and
Eemis = EC − ET0 + EB. Upon studying a number of traps, a broad range of activation
energies is observed. At temperatures from 8− 18 K, we find for one trap Ecap = 1.6 meV
and Eemis = 0.9 meV (figure 2b). In the temperature range 40 − 60 K, we find Ecap = 71
meV and Eemis = 94 meV (figure 2c) for another trap. In the 40− 60 K range, conductance
jumps from the first trap are no longer observed within the bandwidth of our measurements.
This is understood by considering that conductance fluctuations will occur too rapidly to be
resolved when thermal energy is larger than the activation energy. On the other hand, for
traps with activation energy much larger than thermal energy, electrons are unable to over-
come the energy barrier, and so the charge state will be frozen in. RTN observed at higher
temperatures therefore arises predominantly from traps with larger activation energies.
The Fermi level being pinned above the conduction band at the nanowire surface15 al-
lows us to estimate of the magnitude of ∆E. The Fermi level is typically 0− 0.26 eV above
the conduction band22. For the trap corresponding to the data in figure 2c, where Ecap = 71
meV, the expression Ecap = EC −EF + ∆E +EB suggests ∆E +EB is roughly in the range
71 − 330 meV. This is consistent with the expectation ∆E ∼ 100 meV noted by Schulz14.
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FIG. 4. (a) Conductance curves for a 32 nm diameter nanowire FET measured at T =50 K, with
several initial gate voltages Vi applied during cooldown from T > 150 K. When a positive Vi is
applied, traps are predominantly filled and pinchoff occurs at a more positive gate voltage. Here
‘traps’ may refer to other defects beyond native oxide charge traps, such as InAs surface states or
SiO2 charge traps. (b) Change in pinchoff threshold voltage VT versus Vi. The saturation that
occurs at positive Vi suggests most traps are being filled. No saturation was seen for negative
voltages down to −9 V, suggesting that only a fraction of traps were depleted.
The gate voltage dependence of the capture and emission times allows us to estimate the
radial distance of a trap from the nanowire surface. From the definition of ∆E there is an
explicit dependence on gate voltage VG. Therefore by fitting the ratio of capture time over
emission time to 〈τc〉/〈τe〉 = βeγVG , we may estimate the separation of the trap from the
nanowire surface, xT = γToxkBT/q. However, this calculation neglects the dependence of
the surface potential ΨS on gate voltage, leading to an overestimate for the value of xT
23,
so we treat this estimate of xT as an upper bound. For the two traps shown in figures
3a and 3b, xT ≤ 8.4 ± 3.2 nm and 11.8 ± 4.0 nm, respectively, whereas the amorphous
oxide layer of the nanowire is known to be approximately 2− 5 nm thick from transmission
electron microscopy. For the charge traps that induced the largest conductance jumps in
our experiments, we estimate a charge sensitivity4 ≈ 6× 10−4 e/√Hz.
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IV. HYSTERETIC BEHAVIOUR
Finally, we include data showing hysteretic effects that may arise, at least in part, from
changes in the trapped charge population. An initial gate voltage Vi was applied at T > 150
K and during cooling to freeze in a particular charge configuration. Conductance curves
measured at T = 50 K corresponding to three Vi values are shown in figure 4a for a 32 ±2
nm diameter nanowire with channel length 820 nm. As an aside, reproducible plateau-like
features can clearly be seen in the conductance. These features could be due to populating
quantized radial subbands of the nanowire, or due to resonant scattering from a defect.
The conductance curve shifts to more negative voltages as Vi is made more negative. This
is consistent with the expectation that as more traps are depleted of electrons, the av-
erage conduction volume in the nanowire increases, requiring more negative gate voltage
to reach pinchoff. The average slope of the conductance curve also decreases with more
negative Vi, indicating a lower effective mobility. This is also consistent with a greater
fraction of carrier density near the nanowire surface, which should dominate scattering. In
particular, at Vi = −9 V we observe a pronounced low-mobility tail just before pinchoff.
We cannot assign the shift in conductance exclusively to the nanowire oxide traps, since
SiO2 charge traps and the gate-induced ionization of InAs surface states may also contribute.
V. CONCLUSION
We have shown that an oxide trap model in which electrons must overcome a Coulomb
barrier, in addition to a multiphonon emission barrier, to move into a bound state correctly
describes sources of RTN in InAs nanowire FET devices. The model was used to extract ac-
tivation energies and to place upper bounds on the radial locations of several distinct traps.
Due to the appreciable density and broad activation energy range of these oxide traps, RTN
is commonly observed in nanowire electronics, and hinders the performance and stability of
single-electron devices. Our results suggest that oxide removal from the nanowire surface,
with proper passivation to prevent regrowth, should lead to the reduction or elimination of
RTN, an important obstacle for sensitive experiments at the single electron level. Recent
advances in chemical passivation24 might accomplish this. Further research on epitaxial
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core-shell nanowires25,26, where the oxide is physically separated from the active channel,
could lead to reduced RTN and also improve the uniformity of the electric potential along
the nanowire. Despite the detrimental effects of charge traps, they are useful for assessing
the charge sensitivity of nanowire transistors4.
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